


An Automatic Schematic Generation Tool for SPICE Netlists

Aidan Goettsch
Pooleville High School


Goals




Goals (cont.)

- Be useful for manual repairs to a circuit
- Netlist created by a schematic tool needs to be useful and very similar to the input
- Doesn't need to be perfect
- Support open source schematic entry tools
 - KiCad EESchema
 - Xschem

Samples




Basic




Medium

Samples




Medium Mux

Parity




Samples




Mux 4-1

Performance



Algorithm



Other Applications

- Robust Python library
 - Reading netlists and symbol libraries
 - Writing schematics
- Schematic interoperability
 - A tool doesn't need to write a full schematic to a universal form, could use a netlist with additional metadata

Future Work

- Further optimization
 - Significantly larger schematics take much longer to run
- Potential to improve overarching algorithm
 - Experiment with tree based refinement
- Better & more constraints
- Analog schematics
 - First steps are on GitHub issues

Acknowledgements

- Tim Edwards
- Mr. Lee & Poolesville High School staff

Thanks for watching!

<https://github.com/aidangoettsch/asg>