Abstract—In this paper, we propose Pillars, an integrated CGRA design framework, to assist in design space exploration and hardware optimization of CGRA. Pillars allows an architect to describe a hierarchical CGRA design in a Scala-based language and produce an in-memory model for both behavior and structure. The model generates the RTL code and the structure for reconfiguration. This structure enables application mapping and context generation in a flattened representation generated from a hierarchical model. Thus, CAD tools in Pillars are able to map applications onto the architecture and produce contexts that enable cycle-accurate simulations. In the experimental evaluation, we demonstrate the capability of Pillars to model CGRA architectures by synthesizing variants of a widely known CGRA architecture, ADRES, into FPGA overlays.

I. INTRODUCTION

Coarse-grained reconfigurable array (CGRA) is a class of reconfigurable architecture that provides word-level granularity in a reconfigurable array to overcome some of the disadvantages of FPGAs. CGRAs provide the capability for spatial, temporal and parallel computation, and hence can outperform common computing systems in many applications. CGRAs have been studied in academia for over a decade and a variety of CGRA architectures have been proposed [1].

There exist software tools [2] that the exploration of fine-grained FPGA architectures largely benefit from, while CGRA design and exploration tools remain in an embryonic period. Since design space for CGRAs is very large with many architectural decisions, there are increasing demands of a tool that permits the scientific exploration of CGRAs. Abstract architecture modeling, computer-aided design (CAD) algorithms, automatic RTL generator, and simulator should be integrated into a unified framework to adapt to the requirement of evaluating the area, speed, and power of designs over a set of applications in a specific domain.

CCF [3] is a CGRA compilation and simulation framework that is built on gem5 simulator [4], which does not simulate specific details like power and area. Stanford University proposed an open-source hardware/software tool chain for CGRA [5] that can rapidly create and validate alternative hardware implementations, but the immutable hardware template and the tediously long tool chain limit the adaptability for modern CGRAs with heterogeneous PEs, complex memory and interconnect. A recent framework CGRA-ME [6] permits the modeling and exploration of a wide variety of CGRA architectures and also facilitates research on CGRA mapping algorithms. The drawback of CGRA-ME is that the RTL generation rules written by experts are overmixed into the architecture interpreter, and therefore, the generator becomes brittle when developers iterate the logical implementation cycles after the feedback from physical design.

We propose Pillars¹, an open-source CGRA design framework, to assist in design space exploration and hardware optimization of CGRAs. Pillars provides a Scala-based architecture description language (ADL) for an architect to specify a CGRA architecture, which produces a unified, high-quality and synthesizable architectural abstraction. Auxiliary hardware modules and Verilog RTL are automatically generated according to the architectural abstraction, allowing physical implementation on an FPGA as an overlay. An integer linear programming (ILP) CAD tool can map data-flow graph (DFG) onto the specified CGRA, generating contexts for CGRA RTL-level simulation. Architecture designing, mapping, RTL generation and simulation are integrated in a unique framework, which benefits the division and cooperation of architects, CAD algorithm designers and hardware engineers.

II. PILlARS

Taken integration into consideration, the major tools in Pillars are developed based on the Scala programming language [7], a widely used host language for developing embedded domain-specific language (eDSL) running on the Java virtual machine (JVM). Chisel [8], a Scala embedded hardware construction language that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages, plays the role of Verilog RTL generator in our framework.

A. Overview

Fig. 1 illustrates the overall Pillars framework, where components and data-flow between them are shown. The components of the framework are numbered in the sequence of typical usage. The yellow portions represent tools or actions in our framework. The blue portions represent intermediate results during runtime. The grey portions represent inputs in a specific format.

The inputs to the framework are models in Scala-based ADL for the description of CGRA architectures ① and commonly accepted data-flow graphs (DFGs) ② for the description of applications ⑦. The ADL of CGRA is parsed by an architecture interpreter ②, producing a hierarchical abstract model of the depicted CGRA architecture ③. In order to obtain a high-quality representation for mapping and reduce the complexity of RTL generation, the hierarchical abstract

¹https://github.com/pku-dasys/pillars
model will be flattened \(\textcircled{3}\). The flattened abstract model in device will produce corresponding basic Chisel modules \(\textcircled{5}\) and modulo routing resource graph (MRRG) \(\textcircled{10}\) to model CGRAs \(\textcircled{6}\).

Mapper receives the DFG for a specific application as input, as well as the MRRG model of the CGRA architecture, to map the DFG onto the CGRA, and scheduler will reconstruct the schedule of mapping results \(\textcircled{6}\). Together with the hierarchical abstract model, the products of mapper and scheduler can be translated into contexts that will be applied in simulation.

The auxiliary modules will be automatically generated depending on the regions of basic modules in the hierarchical abstract model to support cycle-accurate simulation, and interconnection will be realized \(\textcircled{9}\). As a result, we will gain a Chisel top design \(\textcircled{10}\) and thus the automatic generation of Verilog RTL \(\textcircled{1}\) can be carried out.

We implement a component that aids simulator code generation \(\textcircled{1}\). With the help of Chisel I/O tester and Verilator [11], a power RTL simulator used by RocketChip [12], we can obtain the result of cycle-accurate simulation for functional verification \(\textcircled{1}\). In Section III, we demonstrate FPGA-overlay implementations of variants of the ADRES [13] CGRA architecture \(\textcircled{4}\). Combining the performance, area and consumption of FPGA-overlay \(\textcircled{5}\) with the mappability, throughput and runtime from mapper, we can evaluate the performance, power, and area of depicted designs of CGRA over a set of applications in a domain of interest \(\textcircled{4}\).

### B. Architecture Description

We employ a hierarchical design and flattened implementation methodology in our framework. The ADL for architecture description maintains its hierarchical heritage while all physical implementations are flattened. Only the basic elements of architecture are still corresponding to hardware modules while redundant nodes and layers will be optimized. Our methodology shields architects from complex detail of low-level hardware and enables hardware engineers to focus on

the hardware generation of a few categories of fundamental modules, which separates the concerns of architects and hardware engineers.

The Pillars framework has the ability to model various CGRA architectures via Scala-based ADL, which inherits the syntax of Scala. Blocks and elements are fundamental components in our ADL. Blocks are able to represent the hierarchy, and each element shares a particular identification number with corresponding Chisel hardware implementation. A block can be composed of several sub-blocks and elements. There are five alternatives of predefined elements, multiplexer, const unit, arithmetic logical unit (ALU), load/store unit (LSU) and register files (RF).

Fig. 2 illustrates an example of architecture description. The block contains an ALU able to perform computation between the selected input and an immediate operand, and a subblock with 2 input ports and 1 output port. All blocks and elements are identified by names, and if they share a collective parent block, their name must be different. Each block can have any number of input and output ports through function calls, while an element should guarantee the same number of input and output ports with corresponding hardware, and names of them can be also specified. Connections between parent block, subblocks and elements can be added in a particular form. Elements have some parameters to define the hardware specifications. Since the block is declared as a configuration region, so all elements and elements in its subblocks share an auto-generated configuration controller, which is capable of storing and distributing configurations.

### C. Mapper & Scheduler

The inputs of the mapper and scheduler are DFG and MRRG. A DFG is written in a dot graph format [14] that includes metadata, such as labeling inputs, outputs, operations, and operands within the computation. MRRG [10] has been used extensively in studies of CGRA due to its capability of modeling multiple contexts. The context repeats every
II (initiation interval) cycles, with a new iteration of the application loop starting each repetition. The MRRG, which is the structure for reconfiguration, can be generated in Pillars according to the flattened abstract model and II.

The target of our mapper and scheduler is to determine where and when the operators in a DFG fire. We map each operator in DFG onto a functional node in MRRG with an ILP mapper. The ILP formulation of mapper is mainly based on Chin’s approach [15]. The fire time and synchronization strategy of each operator are determined with a scheduler using topological search.

D. Hardware Generation

Basic Chisel modules, also called explicit modules, will be generated with the flattened abstract model at first. Auxiliary modules are automatically inferred to aid reconfiguration and running applications correctly. After the wires are connected, a Chisel top design is produced, which can generate the RTL code and enable cycle-accurate simulation.

Explicit modules corresponding to elements are the cornerstones of hardware generation. According to the parameters set up by users in the ADL, an explicit module can be generated with different data widths, sizes, logics and so on.

Pillars hides the generation process of auxiliary modules from architects while hardware engineers can improve the performance and quality of them in an arbitrary way. There are three kinds of auxiliary modules: configuration controllers, schedule controllers and synchronizers. Configuration controllers can repeat stored configurations every II cycles and distribute them to corresponding explicit modules. To control the cycle modules should fire, we employ the schedule controllers to fire ALUs and LSUs when operators are mapped onto them. Synchronizers can implement synchronous inputs for explicit modules with more than one input ports.

E. RTL-level Simulation

To simplify the simulator code generation, we define three processes of programming: pre-process, activating process and post-process. In the pre-process, the input data stream is transferred into LSUs through direct memory access (DMA), and contexts are read by the top-level CGRA module. The necessary contexts for the execution of an application are generated from the results of mapper and scheduler. After the top module is enabled, the activating process starts and auxiliary modules are fired. Explicit modules can perform routing or operations set by configuration controllers, if they have been fired by schedule controllers. In the post-process, we can get the output data stream from LSUs. The post-process is not necessary if there are no store operations in the targeted DFG.

As shown in Fig. 3, a few templates and tools in Pillars are useful to construct the simulation processes and produce classes in the specific format of Chisel testers using the Verilator backend. Thus, we can obtain the result of cycle-accurate simulation. The expected behaviors of CGRA can be verified at output ports of the top module during the activating process or the data obtained from LSUs during the post-process.

III. EXPERIMENTAL STUDY

A. Experimental Architectures

In our study, we model four CGRA architectures with two different PE designs (Fig. 6a & b), which are based on variants of the ADRES [13] architecture skeleton (Fig. 4). The complex PE (Fig. 6b) has two additional bypass multiplexers, which are also adopted in CGRA-ME [6]. The prototype of the full and reduced architecture skeletons in Fig. 4 are proposed in [16].
The architectures in our experiments are denoted as Full, Full-Simple, Reduced, and Reduced-Simple, respectively.

In Fig. 4, ALUs in full PEs (yellow) can perform a full set of operations: add, subtract, multiply, shifts, and or, and xor, while those in reduced PEs (blue) only have the capability of add and subtract. PEs in the same row share a block with a load/store unit. Similar to the original ADRES architecture, the PEs in the top row share a global RF instead of a local RF. The full architecture has torus connectivity between top and bottom rows, and between leftmost and rightmost columns. All the above architectures are implemented with a 32-bit data width.

**B. Physical Implementation and Mapping Results**

We target the Xilinx ZYNQ-7000 ZC706 evaluation board using Vivado 2019.2 for physical implementation. Fig. 5 presents the floorplan for all architectures under test by Verilog generated from Pillars. Considering the resource distribution, we interleave two neighboring PE columns to satisfy the resource requirement and improve the performance. The blocks with LSU are located at the center because of the communications with PEs.

Fig. 7 exhibits the layout of selected FPGA implementations. Table I shows the maximum frequency and FPGA area breakdown of the implementations, as well as the success rate of mapping within 7200 seconds for benchmarks in [16] for 10 times over different random seeds. The resource usages of both explicit modules (on the left of “/”) and auxiliary modules (on the right) are reported. For architectures with Reduced skeleton, benchmarks with many multiplication operations cannot find feasible mapping within the time limit, since there are only 10 multipliers and no toroid connections.

**IV. CONCLUSION**

We propose Pillars, a powerful and integrated CGRA design framework with consistent RTL and context generation. The capabilities of Pillars to model various architectures, generate RTL codes, map applications for context generation, and perform cycle-accurate simulation are demonstrated.
REFERENCES


