

MLIR as Hardware Compiler Infrastructure

Schuyler Eldridge, Prithayan Barua, Aliaksei Chapyzhenka, Adam Izraelevitz, Jack Koenig, Chris Lattner, Andrew Lenharth, George Leontiev, Fabian Schuiki, Ram Sunder, Andrew Young, Richard Xia

2021-10-15

COPYRIGHT 2021 SIFIVE. ALL RIGHTS RESERVED



Verilog is a Terrible Language (for building or verifying hardware)



Code examples on this slide are Copyright 2018, Schuyler Eldridge, Apache 2.0: https://github.com/seldridge/verilog



SiFive

3

Pre-Cambrian Hardware Design: Everybody is Trying to Solve the Same Problems!



Every language/effort is *reacting* to some issue with hardware:

- Industry has a cornucopia of Verilog/VHDL generators
- Verilog/VHDL are too low-level or not "powerful"
- Verilog/VHDL are the wrong abstraction
- Verilog/VHDL is hard to transform
- Verilog/VHDL doesn't capture all the information I need
- Verilog/VHDL simulation is a pain

These efforts all *replicate* similar approaches of "generators" (Figure 1) or "compilers" (Figure 2) and wind up re-solving the same problems:

- "Good" Verilog generation
- Compiler passes: CSE, DCE, Constant Propagation
- Fast, performant compiler infrastructure



Figure 1: A Verilog Generator



Figure 2: A Verilog Compiler-like Generator



A Cambrian Explosion of Hardware Design/Verification



SiFive



MLIR (Multi-level IR) is Best-in-class Compiler Infrastructure



MLIR: A Compiler Infrastructure for the End of Moore's Law

Chris Lattner *	Mehdi Amini	Uday Bondhugula	Albert Cohen	Andy Davis
Google	Google	IISc	Google	Google
Jacques Pienaar	River Ridd	le Tatiana Shpe	isman Nic	olas Vasilache
Google	Google	Google		Google

Oleksandr Zinenko Google

Abstract

This work presents MLIR, a novel approach to building reusable and extensible compiler infrastructure. MLIR aims to address software fragmentation, improve compilation for heterogeneous hardware, significantly reduce the cost of building domain specific compilers, and aid in connecting existing compilers together. MLIR facilitates the design and implementation of code generators, translators and optimizers at different levels of abstraction and also across application domains, hardware targets and execution environments. The contribution of this work includes (1) discussion of MLIR as a research artifact, built for extension and evolution, and identifying the challenges and opportunities posed by this novel design point in design, semantics, optimization specification, system, and engineering. (2) evaluation of MLIR as a generalized infrastructure that reduces the cost of building compilers—describing diverse use-cases to show research and educational opportunities for future programming languages, compilers, execution environments, and computer architecture. The paper also presents the rationale for MLIR, its original design principles, structures and semantics.

https://mlir.llvm.org/

What is MLIR?

- "Multi-level IR"
- Part of the LLVM project
- Infrastructure for building new compilers
- Suitable for building new IRs
- Can handle *multiple* IRs at once
- Written in C++
- Extremely performant



CIRCT is *Hardware* Compiler Infrastructure





https://circt.llvm.org

https://github.com/llvm/circt

What is CIRCT (pronounced "circuit")?

- An LLVM incubator project
- Compiler infrastructure for generating Verilog
- A collection of hardware dialects
 - FIRRTL Dialect
 - SystemVerilog Dialect
 - RTL Dialects
 - Combinational
 - Sequential
 - Hardware
 - Timing Insensitive Dialects
 - Elastic Silicon Interconnect (ESI)
 - Handshake
- Eventually, a target for MLIR/LLVM
- A collection of tools for compiling circuits
 - e.g., *firtool* is a drop in replacement for *firrtl*



Example: Chisel to Verilog through MLIR

COPYRIGHT 2021 SIFIVE. ALL RIGHTS RESERVED.



Chisel to FIRRTL IR

class Foo extends Module {
 val a, b = IO(Input(UInt(2.W)))
 val c = IO(Output(UInt()))

```
c := RegNext(a +& b)
```

Chisel Elaboration produces FIRRTL IR

```
circuit Foo :
  module Foo :
    input clock : Clock
    input reset : UInt<1>
    input a : UInt<2>
    input b : UInt<2>
    output c : UInt
    node _c_T = add(a, b)
    reg c_REG : UInt, clock with :
      reset => (UInt<1>("h0"), c_REG)
    c_REG <= _c_T
    c <= c_REG
```



FIRRTL IR to FIRRTL Dialect





FIRRTL Dialect to HW/Comb/SV Dialects



firtool -lower-to-hw

hw.module @Foo(%clock: i1, %reset: i1, %a: i2, %b: i2) -> (c: i3) {
 %false = hw.constant false
 %0 = comb.concat %false, %a : i1, i2
 %1 = comb.concat %false, %b : i1, i2
 %2 = comb.add %0, %1 : i3
 %c_REG = sv.reg : !hw.inout<i3>
 %3 = sv.read_inout %c_REG : !hw.inout<i3>
 sv.alwaysff(posedge %clock) {
 sv.passign %c_REG, %2 : i3
 }
 hw.output %3 : i3
}

SiFive



HW/Comb/SV Dialects to Verilog



Early Results: An Order of Magnitude Faster FIRRTL Compiler





Come help us build next generation hardware infrastructure!



- (Or consider using CIRCT if we've already done some work for you!)
- CIRCT is an open source project.
 - We welcome contributors!
 - (We welcome your bug reports, too!)
 - CIRCT may be useful infrastructure for your product, project, or research

• More information can be found on:

- GitHub:
 - github.com/llvm/circt
- CIRCT Forums:
 - <u>Ilvm.discourse.group/c/projects-that-want-to-become-official-llvm-projects/circt/40</u>
- Discord Server:
 - <u>https://discord.gg/xS7Z362</u>
- We have open developer meetings on Wednesdays at 1100 PT

Acknowledgements

A large number of people at SiFive contribute to CIRCT: Andrew Lenharth, Andrew Young, Prithayan Barua, Fabian Schuiki, Hanchen Ye, Laura Gallo, Richard Xia, Aliaksei Chapyzhenka, Jack Koenig, Adam Izraelevitz, George Leontiev, Ram Sunder, Chris Lattner

A large number of people *outside* SiFive contribute to CIRCT: John Demme, Mike Urbach, Stephen Neuendorffer, Hideto Ueno, Chris Gyurgyik, Amalee Wilson, and many others...